MP8775

CMOS





March 1999-4

FEATURES

· 8-Bit Resolution

· 20 MHz Sampling Rate

• DNL = $\pm 1/2$ LSB, INL = ± 1 LSB (typ)

Internal S/H FunctionSingle Supply: 5 V

V_{IN} DC Range: 0 V to V_{DD}
V_{REF} DC Range: 1 V to V_{DD}

• Low Power: 85 mW typ. (excluding reference)

· Latch-Up Free

ESD Protection: 2000 V Minimum

Power Down Available: MP8776

3 V Version: MP87L75Small 20 Pin SOIC Package

APPLICATIONS

· Digital Color Copiers

· Cellular Telephones

· CCD's Based Systems

· Hardware Scanners

· Video Capture Boards

GENERAL DESCRIPTION

The MP8775 is an 8-bit Analog-to-Digital Converter in a small 20 pin SOIC package. Designed using an advanced 5 V CMOS process, this part offers excellent performance, low power consumption and latch-up free operation.


This device uses a two-step flash architecture to maintain low power consumption at high conversion rates. The input circuitry of the MP8775 includes an on-chip S/H function and allows the user to digitize analog input signals between GND and V_{DD} . Careful design and chip layout have achieved a low analog input capacitance. This reduces kickback and eases the requirements of the buffer/amplifier used to drive the MP8775.

The designer can choose the internally generated reference voltages by connecting V_{RB} to V_{RBS} and V_{RT} to V_{RTS} , or provide external reference voltages to the V_{RB} and V_{RT} pins. The internal reference generates 0.6 V at V_{RB} and 2.6 V at V_{RT} . Providing external reference voltages allows easy interface to any input signal range between GND and V_{DD} . This also allows the system to adjust these voltages to cancel zero scale and full scale errors, or to change the input range as needed.

The device operates from a single +5 V supply. Power consumption is 85 mW at F_s = 20 MHz.

Specified for operation over the commercial / industrial (-40 to +85°C) temperature range, the MP8775 is available in Surface Mount (SOIC), Shrunk Small Outline (SSOP) and Plastic dual-in-line (PDIP) packages.

SIMPLIFIED BLOCK AND TIMING DIAGRAM



Rev. 3.01






ORDERING INFORMATION


Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
SOIC	-40 to +85°C	MP8775AS	±3/4	±1 1/2
PDIP	-40 to +85°C	MP8775AN	±3/4	±1 1/2
SSOP	-40 to +85°C	MP8775AQ	±3/4	±1 1/2

PIN CONFIGURATIONS

See Packaging Section for Package Dimensions



20 Pin PDIP (0.300)



20 Pin SOIC (Jedec, 0.300) 20 Pin SSOP

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION	
1	DGND	Digital Ground	
2	DB0	Data Output Bit 0 (LSB)	
3	DB1	Data Output Bit 1	
4	DB2	Data Output Bit 2	
5	DB3	Data Output Bit 3	
6	DB4	Data Output Bit 4	
7	DB5	Data Output Bit 5	
8	DB6	Data Output Bit 6	
9	DB7	Data Output Bit 7 (MSB)	
10	DV_DD	Digital Power Supply	

PIN NO.	NAME	DESCRIPTION
11	CLK	Sample Clock
12	DV_DD	Digital Power Supply
13	V_{RTS}	Generates 2.6 V if tied to V _{RT}
14	V_{RT}	Top Reference
15	AV_DD	Analog Power Supply
16	V_{IN}	Analog Input
17	AGND	Analog Ground
18	V_{RBS}	Generates 0.6 V if tied to V _{RB}
19	V_{RB}	Bottom Reference
20	DGND	Digital Ground
1		





ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: $AV_{DD} = DV_{DD} = 5 V$, FS = 15 MHz (50% Duty Cycle),

 V_{RT} = 2.6 V, V_{RB} = 0.6 V, T_A = 25°C

			25°C			
Parameter	Symbol	Min	Тур	Max	Units	Test Conditions/Comments
KEY FEATURES						
Resolution Maximum Sampling Rate	FS	8 15	20		Bits MHz	
ACCURACY (A Grade) ¹						
Differential Non-Linearity Differential Non-Linearity Integral Non-Linearity Zero Scale Error Full Scale Error	DNL DNL INL EZS EFS		±3 ±3	±3/4 ±1/2 1 1/2	LSB LSB LSB LSB	@ 15 MHz @ 10 MHz Best Fit Line (Max INL – Min INL)/2
REFERENCE VOLTAGES						
Positive Ref. Voltage Negative Ref. Voltage Differential Ref. Voltage ³ Ladder Resistance Ladder Temp. Coefficient Self Bias 1 Short V _{RB} and V _{RBS} Short V _{RT} and V _{RTS} Self Bias 2 V _{RB} = AGND, Short V _{RT} and V _{RTS}	VRT VRB VREF RL RTCO VRB VRT-VRB	AGND 1.0 245	2.6 0.6 350 2000 0.6 2 2.3	AV _{DD} AV _{DD} 550	V V V Ω ppm/°C V V	V _{REF} = V _{RT} – V _{RB}
ANALOG INPUT						
Input Bandwidth (-1 dB) ⁴ Input Voltage Range Input Capacitance ⁵ Aperture Delay	BW V _{IN} C _{IN} t _{AP}	V _{RB}	50 16 10	V _{RT}	MHz V pF ns	
DIGITAL INPUTS						
Logical "1" Voltage Logical "0" Voltage DC Leakage Currents ⁶ CLK Input Capacitance Clock Timing (<i>See Figure 1.</i>) ⁷ Clock Period High Pulse Width Low Pulse Width	V _{IH} V _{IL} I _{IN} 1/FS t _{PWH} t _{PWL}	4.0 50 25 25	5 5	1.0	V V μA pF ns ns	V_{IN} =DGND to D V_{DD}
DIGITAL OUTPUTS						C _{OUT} =15 pF
Logical "1" Voltage Logical "0" Voltage Data Valid Delay ^{2, 8} Data Hold Time	V _{OH} V _{OL} t _{DL} t _{HL}	4.5	20 12	0.4 25 15	V V ns ns	I _{LOAD} = 4 mA I _{LOAD} = 4 mA



ELECTRICAL CHARACTERISTICS TABLE (CONT D)

Description	Symbol	Min	25°C Typ	Max	Units	Conditions
AC PARAMETERS						
Differential Gain Error Differential Phase Error	d _G d _{PH}		2 1		%	FS = 4 x NTSC FS = 4 x NTSC
POWER SUPPLIES						
Operating Voltage (AV _{DD} , DV _{DD}) ⁹ Current (AV _{DD} + DV _{DD})	V _{DD} I _{DD}		5 17	25	V mA	Does not include ref. current

Notes:

- Tester measures code transitions by dithering the voltage of the analog input (V_{IN}). The difference between the measured and the ideal code width (V_{REF}/256) is the DNL error (Figure 2.). The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage (Figure 3.). Accuracy is a function of the sampling rate (FS).
- ² Guaranteed. Not tested.
- ³ Specified values guarantee functionality. Refer to other parameters for accuracy.
- 4 -1 dB bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within the specified bandwidth.
- ⁵ See V_{IN} input equivalent circuit (Figure 4.). Switched capacitor analog input requires driver with low output resistance.
- 6 All inputs have diodes to DV_{DD} and DGND. Input DC currents will not exceed specified limits for any input voltage between DGND and DV_{DD}.
- 7 $t_{\rm R}$, $t_{\rm F}$ should be limited to >5 ns for best results.
- Depends on the RC load connected to the output pin.
- 9 AGND and DGND pins are connected through the silicon substrate. Connect together at the package and to the analog ground plane.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2, 3}

V _{DD} to GND 7 V	Storage Temperature65 to +150°C
V_{RT} & V_{RB} V_{DD} +0.5 to GND –0.5 V	Lead Temperature (Soldering 10 seconds) +300°C
V_{IN} V_{DD} +0.5 to GND –0.5 V	Package Power Dissipation Rating @ 75°C
All Inputs	SOIC, SSOP, PDIP 700 mW
All Outputs V _{DD} +0.5 to GND -0.5 V	Derates above 75°C 9 mW/°C

Notes:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.
- 3 V_{DD} refers to AV_{DD} and DV_{DD} . GND refers to AGND and DGND.




Figure 1. MP8775 Timing Diagram






Figure 2. DNL Measurement




Figure 4. Equivalent Input Circuit

APPLICATION NOTES

Signals should not exceed AV_{DD} +0.5V or go below AGND -0.5V or DV_{DD} +0.5 V or DGND -0.5 V. All pins have internal protection diodes that will protect them from short transients (<100 μ s) outside the supply range.

AGND and DGND pins are connected internally through the P– substrate. DC voltage differences between these pins will cause undesirable internal substrate currents.

The power supply (AV_{DD}) and reference voltage (V_{RT} & V_{RB}) pins should be decoupled with 0.1 μ F and 10 μ F capacitors to AGND, placed as close to the chip as possible.

The digital outputs should not drive long wires or buses. The




Figure 3. INL Error Calculation




Figure 5. Typical Circuit Connections

capacitive coupling and reflections will contribute noise to the conversion.

It is possible for the data valid delay (t_{DL}) to be equal to or greater than the high pulse width of the sampling clock (t_{PWH}), See *Figure 1*. This can cause timing related errors. For sample rates above 14 MSPS use only the rising edge of the sample clock (CLK) to latch data from the MP8775 to other parts of the system.


The reference can be biased internally by shorting V_{RT} to V_{RTS} and V_{RB} to V_{RBS} . This will generate 0.6 V at V_{RB} and 2.6 V at V_{RT} (see *Figure 5*.).

If the internal reference pins V_{RTS} and/or V_{RBS} are not used they should be left unconnected.







PERFORMANCE CHARACTERISTICS




Graph 1. DNL vs. Sampling Frequency




Graph 3. Supply Current vs. Sampling Frequency




Graph 5. Reference Resistance vs. Temperature



Graph 2. INL vs. Sampling Frequency




Graph 4. Supply Current vs. Temperature




Graph 6. SNR vs. Input Frequency










Graph 7. SINAD vs. Input Frequency

Graph 8. ENOB vs. Input Frequency



Graph 9. THD vs. Input Frequency



NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user s specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1999 EXAR Corporation Datasheet March 1999

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

